1. DL manuals
  2. Quatech
  3. Computer Hardware
  4. ES-100D
  5. User Manual

Quatech ES-100D User Manual

Manual is about: Quatech EIGHT CHANNEL RS-232 ASYNCHRONOUS ADAPTER CARD

Summary of ES-100D

  • Page 1

    Es-100 eight channel rs-232 asynchronous adapter card for isa compatible machines user's manual quatech, inc. Tel: (330) 655-9000 5675 hudson industrial parkway fax: (330) 655-9010 hudson, ohio 44236 http://www.Quatech.Com interface cards for ibm pc/at and ps/2.

  • Page 3: Warranty Information

    Warranty information quatech inc. Warrants the es-100 to be free of defects for one (1) year from the date of purchase. Quatech inc. Will repair or replace any adapter that fails to perform under normal operating conditions and in accordance with the procedures outlined in this document during the w...

  • Page 4

    The information contained in this document cannot be reproduced in any form without the written consent of quatech, inc. Likewise, any software programs that might accompany this document can be used only in accordance with any license agreement(s) between the purchaser and quatech, inc. Quatech, in...

  • Page 5

    Compliances - electromagnetic emissions ec - council directive 89/336/eec this equipment has been tested and found to comply with the limits of the following standards for a digital device: Ÿ en50081-1 (en55022, en60555-2, en60555-3) Ÿ en50082-1 (iec 801-2, iec 801-3, iec 801-4) type of equipment: i...

  • Page 6: General Information

    1. General information the quatech, inc. Es-100d provides eight rs-232 asynchronous serial communication interfaces for ibm-compatible personal computer systems using the 16-bit isa (industry standard architecture) expansion bus. The es-100d's serial ports are implemented using 16450 universal async...

  • Page 7: Installation

    2. Installation if the default address and interrupt settings are sufficient, the es-100d can be quickly installed and put to use. The factory defaults are listed in figure 1. 3 338 hex serial 8 3 330 hex serial 7 3 328 hex serial 6 3 320 hex serial 5 3 318 hex serial 4 3 310 hex serial 3 3 308 hex ...

  • Page 8

    (d iagram not t o s ca le) sw 1 sw 2 set addres se s here (sw 1 , sw 2 ) irq 2 irq 3 irq 4 irq 5 irq 6 irq 7 irq 10 irq 11 irq 12 irq 14 irq 15 j2 s et ir q le ve l h er e (j2 ) q u a t e ch i nc. Es- 100d 16450/ 16550 16450/ 16550 16450/ 16550 16450/ 16550 16450/ 16550 16450/ 16550 16450/ 16550 164...

  • Page 9: Addressing Ports

    3. Addressing ports setting the address the base address of the es-100d is set using the two dip switch packs. When setting the address selection switches, a switch in the "on" position specifies that the corresponding address line must be a logic 0 for the port to be selected. Similarly, a switch i...

  • Page 10

    Two, and one, hence the maximum value of 8+4+2+1 = 15. A serial port's address is a 16-bit quantity that is most often expressed in four hexadecimal (base 16) digits. A hex digit can hold a value from 0 to 15 (decimal), and is made up of four binary bits given weights of eight, four, a possible seri...

  • Page 11: Interrupt Level (Irq)

    4. Interrupt level (irq) the es-100d allows the use of any interrupt level in the range irq2 to irq7, irq10 to irq12, irq14, or irq15, selected using jumper pack j2. In figure 6, the factory default setting of irq3 is shown. To select a different irq, move the jumper to the appropriate position on j...

  • Page 12

    On 1 2 3 4 5 6 sw2 on 1 2 3 4 5 6 sw2 slide position 6 of sw2 toward the top of the es-100d to enable the interrupt status register, or toward the bottom of the es-100d to disable it. Scratchpad register interrupt status register figure 7 --- enabling the interrupt status register when a hardware in...

  • Page 13

    (this page intentionally left blank.) 8 quatech es-100d user's manual.

  • Page 14: External Connections

    5. External connections rs-232-c devices are classified by their function as either data terminal equipment (dte) or data communication equipment (dce). Generally, data terminal equipment is defined as the communication source and data communication equipment is defined as the device that provides a...

  • Page 15

    Channel output configuration the es-100d connects to peripheral equipment through a single female d-78 connector, or using the adapter cable, eight male d-25 connectors. The standard serial port connections are listed in figure 11. Unlisted pins are not used and not connected. 7 59 7 20 7 54 7 15 gn...

  • Page 16

    D-78 connector 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 40 41 42 43 44 45 46 47 48 49 50 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 51 52 53 54 55 56 57 58 59 75 76 77 78 20 21 22 23 24 25 14 15 16 17 18 19 1 2 3 4 5 6 7 8 9 10 11 ...

  • Page 17

    6. Serial port functional description this section contains information intended for advanced users planning to do custom programming with the es-100d. The information presented here is a technical description of the interface to the 16450 or 16550 uart. The 16450 uart is an improved functional equi...

  • Page 18

    Accessing the serial port registers figure 13 lists the address map for the 16450 and 16550 uarts. Each register can be accessed by reading from or writing to the proper i/o address. This i/o address is determined by adding an offset to the base address set for the particular serial port. The base a...

  • Page 19

    Interrupt enable register this register is located at i/o address [base+1]. It enables the five types of uart interrupts. Interrupts can be totally disabled by setting all of the enable bits in this register to a logic 0. Setting any bit to a logic 1 enables that particular interrupt. Etbei --- rece...

  • Page 20

    Ip --- interrupt pending: when logic 0, indicates that an interrupt is pending and the contents of the interrupt identification register may be used to determine the interrupt source. See figure 16. 0 iid0 --- 1 iid1 --- 2 interrupt identification: indicates highest priority interrupt pending if any...

  • Page 21

    Fifo control register (16550 only) this register, which applies only to the 16550 uart, is a write-only register located at i/o address [base+2]. It is used to enable the fifo mode, clear the fifos, set the threshold level for the receive fifo to generate interrupts, and to set the mode under which ...

  • Page 22

    Line control register this register is located at i/o address [base+3]. It is used for specifying the format of the asynchronous serial data to be processed by the uart, and to set the divisor latch access bit (dlab) allowing access to the baud rate divisor latches. Wls0 --- 0 word length select: de...

  • Page 23

    Modem control register this register is located at i/o address [base+4], and is used to control the interface with the modem or device used in place of a modem. This register allows the states of the "modem control signals" to be changed. These are dtr (data terminal ready) and rts (request to send)...

  • Page 24

    Line status register this register is located at i/o address [base+5]. It is used to provide various types of status information concerning the data transfer. As figure 20 shows, the line status register indicates several types of errors, an empty transmit buffer, a ready receive buffer, or a break ...

  • Page 25

    Modem status register this register is located at i/o address [base+6]. It reports on the status of signals coming from the modem or equipment used in place of a modem. It allows the current states of "modem control signals" to be sensed. These signals include the dcd (data carrier detect), ri (ring...

  • Page 26

    Fifo interrupt mode operation (16550 uart only) when the receiver fifo and receiver interrupts are enabled: 1. The receive data interrupt is issued when the receive fifo reaches the trigger level. The interrupt is cleared as soon as the receive fifo falls below the trigger level. 2. The interrupt id...

  • Page 27

    Fifo polled mode operation (16550 uart only) the receiver and transmitter are operated independently, which would allow either or both to be used in a polled mode rather than using interrupts to determine when the uart needs to be serviced. To use the uart in a polled mode, the software is responsib...

  • Page 28

    Baud rate selection the 16450 or 16550 uart determines the baud rate of the serial output using a combination of the clock input frequency and the value written to the divisor latches. Standard personal computer serial interfaces use an input clock of 1.8432 mhz. A table of baud rates available is g...

  • Page 29: Specifications

    7. Specifications bus interface: industry standard architecture (isa) 16-bit bus ibm pc-at tm compatible dimensions: 13.4" x 4.2" serial ports number of ports: eight controllers: 16450 (16550 optional) interface: female high-density d-78 connector or eight male d-25 connectors (using optional adapte...

  • Page 30: 8.  Troubleshooting

    8. Troubleshooting listed here are some common problems and frequent causes of those problems. Suggestions for corrective action are given. If the information here does not provide a solution, contact quatech customer service for technical support. Any unauthorized repairs or modifications will void...

  • Page 31

    Version 1.01 march 2004 part no. 940-0099-101 quatech inc, es-100 manual.