- DL manuals
- Quatech
- Adapter
- MPAC-100
- User Manual
Quatech MPAC-100 User Manual
Summary of MPAC-100
Page 1
Mpac-100 rs-232 pci synchronous adapter for pci card standard compatible machines user's manual quatech, inc. Tel: (330) 434-3154 662 wolf ledges parkway fax: (330) 434-1409 akron, ohio 44311 www.Quatech.Com.
Page 2
Warranty information quatech inc. Warrants the mpac-100 to be free of defects for one (1) year from the date of purchase. Quatech inc. Will repair or replace any board that fails to perform under normal operating conditions and in accordance with the procedures outlined in this document during the w...
Page 3
Copyright 2000 quatech, inc. Notice the information contained in this document is protected by copyright, and cannot be reproduced in any form without the written consent of quatech, inc. Likewise, any software programs that might accompany this document are protected by copyright and can be used on...
Page 4: 14 Fifo Control Register
42 14 fifo control register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41 13 fifo status register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40 12 interrupt status register . . . . . . . . . . . . . . . . . . . . ....
Page 5: 21 Specifications
54 21 specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53 20 pci resource map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 19 dte interface signals . . . . . . . . . . . . . . . . . ...
Page 7: Introduction
1 introduction the quatech mpac-100 is a pci type card and is pci pc card standard specification compliant. It provides a single-channel rs-232 synchronous communication port. The base address and irq are configured through the pci hardware and software using utility programs provided by quatech. Th...
Page 8: Hardware Installation
2 hardware installation hardware installation for the mpac-100 is a very simple process: 1. Turn off the power of the computer system in which the mpac-100 is to be installed. 2. Remove the system cover according to the instructions provided by the computer manufacturer. 3. Install the mpac-100 in a...
Page 9: Windows 95/98 Installation
3 windows 95/98 installation windows 95/98 maintains a registry of all known hardware installed in your computer. Inside this hardware registry windows keeps track of all of your system resources, such as i/o locations, irq levels, and dma channels. The "add new hardware wizard" utility was designed...
Page 10
3. On the next dialog, select the "cd-rom drive" checkbox. Insert the quatech com cd (shipped with the card) into the cd-rom drive. Click the "next" button. 4. Windows should locate the inf file on the cd and display a dialog that looks like this. Click the "next" button. Quatech mpac-100 user's man...
Page 11
5. Windows will copy the inf file from the cd and display a final dialog indicating that the process is complete. Click the "finish" button. Quatech mpac-100 user's manual 11.
Page 12
3.2 viewing resources with device manager the following instructions provide step-by-step instructions on viewing resources used by the mpac-100 in windows 95/98 using the "device manager" utility. 1. Double click the "system" icon inside the control panel folder. This opens up the system properties...
Page 13
5. Click the "resources" tab located along the top of the properties box to view the resources windows has allocated for the mpac-100 match the hardware configuration. Click "cancel" to exit without making changes. 6. If changes to the automatic configuration are necessary for compatibility with exi...
Page 14: Other Operating Systems
4 other operating systems device drivers for windows nt and os/2 are also available for the mpac-100. The board can be used under dos and other operating systems as well in many circumstances. The software described below can be downloaded from the quatech web site if it did not come with the board....
Page 15
Quatech's "qtpci" utility supplies the information required when modifying the serial port settings of the application. This program should be run from real dos, not in a windows dos box. Figure 13 shows the basic mode display for the mpac-100 after the "q" key has been pressed. In this example, the...
Page 16
The qtpci program is capable only of displaying the pci configuration. It cannot be used to make changes. Q - quatech pci adapters n - other pci devices x - exit m - change to expert mode quatech pci configuration information display software version 1.03 instructions: ------------------------ press...
Page 17
And i/o regions, etc. Pressing the "n" key will show similar information for all non-quatech pci devices in the system, including those devices integrated on the motherboard. In this example, the "base addr 0" resource is reserved. For users interested in even more details, pci bios information can ...
Page 18
5 using the mpac-100 with syncdrive syncdrive is a synchronous communications software driver package designed to aid users of quatech synchronous communication hardware in the development of their application software. Syncdrive is included free of charge with all quatech mpa-series synchronous com...
Page 19: Addressing
6 addressing the mpac-100 occupies a continuous 16-byte block of i/o addresses. For example, if the base address is set to 300 hex, then the mpac-100 will occupy address locations 300 hex to 30f hex. If the computer in which the mpac-100 is installed is running pci card and socket services, the base...
Page 20: Interrupts
7 interrupts the mpac-100 will operate using the interrupt level (irq) assigned by the pci system. Interrupts can come from the scc, the internal fifos or rs-232 test mode. The interrupt source is selected by bits 4 and 5 of the configuration register (see page 41). When using interrupts with the mp...
Page 21: Scc General Information
8 scc general information the serial communications controller (scc) is a dual channel, multi-protocol data communications peripheral. The mpac-100 provides a single channel for communications, however, portions of the second channel can be utilized to support some special circumstances. The scc can...
Page 22: 8.1
8.1 accessing the registers the mode of communication desired is established and monitored through the bit values of the internal read and write registers. The register set of the scc includes 16 write registers and 9 read registers. These registers only occupy four address locations, which start at...
Page 23
Example 3: write data into the transmit buffer of channel a. Mov dx, base ; load base address out dx, al ; write data in ax to buffer example 4: read data from the receive buffer of channel a. Mov dx, base ; load base address in al, dx ; write data in ax to buffer external/status interrupt informati...
Page 24
For its clock-on-receive. Programming of the clocks should be done before enabling the receiver, transmitter, brg, or dpll. External/status interrupt control wr15 miscellaneous control bits: baud rate generator, dpll control, auto echo wr14 lower byte of baud rate time constant wr13 lower byte of ba...
Page 25: 8.2
8.2 baud rate generator programming the baud rate generator (hereafter referred to as the brg) of the scc consists of a 16-bit down counter, two 8-bit time constant registers, and an output divide-by-two. The time constant for the brg is programmed into wr12 (least significant byte) and wr13 (most s...
Page 26: 8.4
8.4 support for scc channel b the mpac-100 is a single-channel device. Portions of scc channel b are used to augment channel a. Channel b cannot be used for transmit, but may be used for receive, subject to certain limitations. 8.4.1 receive data and clock signals the receive data signals rxda and r...
Page 27: 8.5
8.5 scc incompatibility warnings due to the scc implementation used by the mpac-100, there are two minor incompatibilities that the software programmer must avoid. 8.5.1 register pointer bits in a zilog 85230, the control port register pointer bits can be set in either channel. With the implementati...
Page 28: Fifo Operation
9 fifo operation the mpac-100 is equipped with 1024-byte internal fifos in the transmit and receive data paths. These fifos are implemented as extensions of the scc's small internal fifos. They have been designed to be as transparent as possible to the software operating the mpac-100. By using these...
Page 29: 9.2.2 Receive Fifo
9.2.2 receive fifo the receive fifo can service the receiver of either channel a or channel b of the scc. If rxsrc (bit 1) of the configuration register (see page 41) is logic 1, the receive fifo will service scc channel b. If rxsrc is logic 0, the receive fifo will service scc channel a. If the fif...
Page 30
9.3.1 using channel a for both transmit and receive this is the mode in which most applications will run. Set rxsrc (bit 1) in the configuration register to logic 0. This will configure the mpac-100 to use w/reqa for receive dma and dtr/reqa for transmit dma. In addition to any other desired scc con...
Page 31
9.3.2 using channel b for receive the mpac-100 supplies only limited support for scc channel b. This mode, therefore, is not recommended for most applications. Set rxsrc (bit 1) in the configuration register to logic 1. This will configure the mpac-100 to use w/reqa for transmit dma and w/reqb for r...
Page 32: 9.4
9.4 fifo status and control several registers are used to control the fifos and monitor their status. These registers are detailed in other chapters of this manual. 9.4.1 interrupt status three interrupt statuses, listed in table 8, can be generated by four events related to fifo activity. In each c...
Page 33: 9.4.2 Resetting The Fifos
Important software can differentiate between the two types of rx_fifo interrupts by examining the rxh bit in the fifo status register. If rxh is clear (logic 0), the interrupt occurred because of a timeout. 9.4.2 resetting the fifos the fifos are automatically disabled and reset at powerup or when t...
Page 34: 9.6
9.6 receive pattern detection the internal fifos are most useful in bit-synchronous operational modes because the scc can generate a special condition interrupt when the closing flag of a bit-synchronous frame is received. This allows the scc to run with per-character receive interrupts disabled whi...
Page 35: 9.7
9.7 receive fifo timeout with asynchronous operational modes, the same problem exists. Namely, how is one to determine when a reception is complete? While the receive pattern detection may be useful here, the mpac-100 also offers a timeout feature on the internal receive fifo. If the internal fifo i...
Page 36: 10 Communications Register
10 communications register the communications register is used to set options pertaining to the clocks. The source and type of clock to be transmitted or received can be specified. External synchronization and rs-232 dte test modes and can also be controlled with this register. The address of the co...
Page 37
Sw_sync ('c' option is used) this bit is used to drive the active-low sync input of the channel a receiver. The sync signal is asserted when this bit is set (logic 1), and is deasserted when this bit is clear (logic 0). This is useful in situations where it is necessary to receive unformatted serial...
Page 38: 11 Configuration Register
11 configuration register the configuration register is used to set the interrupt source and enable the interface between the scc and the internal fifos. The address of this register is base+5. Table 10 details the bit definitions of the register. 0 rxsrc fifoen 0 ints0 ints1 0 1 bit 0 bit 1 bit 2 b...
Page 39
Bit 1: rxsrc --- receive fifo dma source: this bit determines which scc pins are used to control transmit and receive dma transactions between the scc and the internal fifos (when enabled). The transmit data fifo is always used with scc channel a. The receive data fifo may be used with scc channel a...
Page 40
12 interrupt status register the interrupt status register is used to determine the cause of an interrupt generated by the mpac-100. The address of this register is base+8. Table 11 details the bit definitions of the register. The interrupt source in the configuration register (see page 41) must be ...
Page 41: 13 Fifo Status Register
13 fifo status register the fifo status register is used to return current status information about the internal fifos. The address of this read-only register is base+9. Table 12 details the bit definitions of the register. This register can be ignored if the internal fifos are not being used. Txe t...
Page 42: 14 Fifo Control Register
14 fifo control register the fifo control register is used to control the internal data fifos. The address of this register is base+a (hex). Table 13 details the bit definitions of the register. This register can be ignored if the internal fifos are not being used. Tx_reset 0 0 0 rx_reset en_to en_p...
Page 43
15 receive pattern character register the receive pattern character register is used to set the character value to be used in receive pattern detection. The address of this register is base+b (hex). This register can be ignored if the internal fifos are not being used. Character value (0-255) bit 0 ...
Page 44
16 receive pattern count register the receive pattern count register is used to set the counter value to be used in receive pattern detection. The address of this register is base+c (hex). This register can be ignored if the internal fifos are not being used. Counter value (0-255) bit 0 bit 1 bit 2 ...
Page 45
17 receive fifo timeout register the receive fifo timeout register is used to control the operation of the internal receive fifo timeout feature. The address of this register is base+d (hex). This register can be ignored if the internal fifos are not being used. See page 38 for details on the receiv...
Page 46: 18 External Connections
18 external connections the mpac-100 is configured as a data terminal equipment (dte) device, meeting the rs-232-d standard using a db-25 male connector. There is no dce version available. The control signals the dte can generate are request to send (rts) and data terminal ready (dtr). It can receiv...
Page 47: 18.1 5V Fuse (Pin 9)
N/c n/c rxclk (dte) synca n/c cd dgnd dsr cts rts rxd txd cgnd 13 12 11 10 9 8 7 6 5 4 3 2 1 25 24 23 22 21 20 19 18 17 16 15 14 tm (output) txclk (dte) n/c n/c rlbk (output) dtr n/c llbk (output) rxclk (dce) n/c txclk (dce) ring figure 2 --- mpac-100 output connector the testing signals the dte can...
Page 48
If card and socket services has set the sigchg bit in the pci configuration status register to a logic 1, the ring signal is routed to the stschg line on the pci bus. The signal is inverted by the rs-232 receiver, so a positive voltage on pin 22 will assert stschg. Table 17 shows the pin configurati...
Page 49: 18.4 Null-Modem Cables
18.4 null-modem cables the mpac-100 does not use a standard asynchronous pc serial port connector pinout. Typical off-the-shelf null-modem cables cannot be used with this card! Quatech mpac-100 user's manual 49.
Page 50: 19 Dte Interface Signals
19 dte interface signals circuit ab - signal ground connector notation: dgnd direction: not applicable this conductor directly connects the dte circuit ground to the dce circuit ground. Circuit ba - transmitted data connector notation: txd direction: to dce this signal transfers the data generated b...
Page 51
Circuit cc - dce ready (data set ready) connector notation: dsr direction: from dce this signal indicates the status of the local dce by reporting to the dte device that a communication channel has been established. Circuit cd - dte ready (data terminal ready) connector notation: dtr direction: to d...
Page 52
Circuit db - transmit signal element timing (dce source) connector notation:txclk (dce) direction: from dce this signal, generated by the dce, provides the dte with element timing information pertaining to the data transmitted to the dce. The dce can use this information for its received data. Circu...
Page 53: 20 Pci Resource Map
20 pci resource map listed below are the pci resources used by the mpac-100. Such information may be of use to customers writing their own device drivers or other custom software. (all numbers in hex) pci vendor id: 0x135c quatech, inc. Pci device id: 0x00f0 mpac-100 pci class code base class: 0xff ...
Page 54: 21 Specifications
21 specifications bus interface: pci, 32-bit bus, 5 volt only amcc 5920 pci controller physical dimensions: approx. 4.5” x 2.5” controller: zilog z85230 20-mhz serial communications controller (scc) dte interface: male d-25 connector 5 volt fuse on pin 9 transmit drivers: sp211hb rs-232 compatible, ...
Page 55
Mpac-100 user's manual revision 1.01 june 2001 p/n 940-0090-220