Cadence NANOROUTE ADVANCED DIGITAL ROUTER Datasheet
D
A
TA
S
H
E
E
T
NANOROUTE ADVANCED
DIGITAL ROUTER
Cadence
®
NanoRoute
®
Advanced Digital Router is the industry-
leading, unified routing and interconnect optimization solution
that helps designers quickly achieve concurrent timing, area,
signal integrity, and manufacturability closure during digital
implementation. Integrated with Cadence Encounter
®
Digital
Implementation System and available as a standalone router,
NanoRoute Router ensures top-quality silicon and high performance
for large systems-on-chip and application-specific designs.
NANOROUTE ADVANCED
DIGITAL ROUTER
Nanometer-scale designs today
require a new generation of physics-,
electrical-, and manufacturing-aware
routing technology. From 90nm down
to 32/28nm and below, power and
manufacturability issues are enormous
and interdependent with timing, signal
integrity, and area requirements for
which conventional routers are no longer
adequate. In addition, when handling
designs of hundreds of million gates
either flat or hierarchically, it is imperative
for a router to have the sufficient capacity
and capability to address multiple design
objectives simultaneously while mitigating
any potential performance and yield
loss risks on-the-fly. Last but not least, a
viable router must have the speed to meet
aggressive time-to-market schedules.
NanoRoute Advanced Digital Router
handles all aspects of routing challenges
for complex multimillion-gate designs at
both block and chip levels. It combines
the performance characteristics of a
Figure 1: NanoRoute Advanced Digital Router is integrated with Encounter Digital Implementation System, but is
also available as a standalone product
RTL
Noise
Timing
SDF
DEF/GDSII
LEF/DEF
SDC/.lib
Physical synthesis
Physical prototype
placement
NanoRoute Router