National Instruments PXI EXPRESS PXIe-1095 User Manual - page 15
1-8
|
ni.com
Chapter 1
Getting Started
System Timing Slot
The System Timing Slot is slot 10. The system timing slot will accept the following peripheral
modules:
•
A PXI Express System Timing Module with x8, x4, or x1 PCI Express link to the system
slot through a PCI Express switch. Each PXI Express peripheral or hybrid peripheral slot
can link up to a Gen-3 x8 PCI Express, providing a maximum nominal single-direction
bandwidth of 8 GB/s.
•
A PXI Express Peripheral with x8, x4, or x1 PCI Express link to the system slot through a
PCI Express switch.
•
A CompactPCI Express Type-2 Peripheral with x8, x4, or x1 PCI Express link to the system
slot through a PCI Express switch.
The system timing slot has 3 dedicated differential pairs (PXIe_DSTAR) connected from the
TP1 and TP2 connectors to the XP3 connector for each PXI Express peripheral or hybrid
peripheral slot, as well as routed back to the XP3 connector of the system timing slot as shown
in Figure 1-4. The PXIe_DSTAR pairs can be used for high-speed triggering, synchronization
and clocking. Refer to the
PXI Express Specification
for details.
The system timing slot also has a single-ended (PXI Star) trigger connected to every slot. Refer
to Figure 1-4 for details.
The system timing slot has a pin (PXI_CLK10_IN) through which a system timing module may
source a 10 MHz clock to which the backplane will phase-lock. Refer to the
section for details.
Figure 1-4.
PXI Express Star Connectivity Diagram
1
2
3
4
5
6
7
H
8
H
9
H
10
11
H
12
H
1
3
14
15
16
17
1
8
D
S
TAR 6
D
S
TAR 5
D
S
TAR 7
D
S
TAR 4
D
S
TAR
3
D
S
TAR 2
D
S
TAR 1
D
S
TAR 15
D
S
TAR 14
D
S
TAR 1
3
D
S
TAR 16
D
S
TAR 12
D
S
TAR 11
D
S
TAR 10
S
TAR 7
S
TAR
8
S
TAR 6
S
TAR 5
S
TAR 4
S
TAR
3
S
TAR 2
S
TAR
1
S
TAR 10
S
TAR 11
S
TAR 12
S
TAR 1
3
S
TAR 14
S
TAR 15
S
TAR 16
D
S
TA
R
8
D
S
TAR
9
D
S
TAR 0
S
T
AR 9
S
T
AR 0