E2v TSEV8388B User Manual - page 22
Package Description
5-2
TSEV8388B - Evaluation Board User Guide
0973D–BDC–02/09
e2v semiconductors SAS 2009
Note:
1. The common mode level of the output buffers is 1.2V below the positive digital supply.
For ECL compatibility the positive digital supply must be set at 0V (ground).
For LVDS compatibility (output common mode at +1.2V) the positive digital supply must be set at 2.4V.
If the subsequent LVDS circuitry can withstand a lower level for input common mode, it is recommended to lower the positive
digital supply level in the same proportion in order to spare power dissipation.
Table 5-1. TS8388BGL Pin Description (CBGA68 Packaged Device)
Symbol
Pin Number
Function
GND
A2, A5, B1, B5, B10, C2, D2, E1, E2, E11,
F1, F2, G11, K2, K3, K4, K5, K10, L2, L5
Ground pins.
To be connected to external ground plane.
V
CC
A4, A6, B2, B4, B6, H1, H2, L6, L7
+5V positive supply.
V
EE
A3, B3, G1, G2, J1, J2
5V analog negative supply.
DV
EE
F10, F11
–
5V digital negative supply.
V
L3
In phase (+) analog input signal of the sample and Hold
differential preamplifier.
V
INB
L4
Inverted phase (-) of ECL clock input signal (CLK).
CLK
C1
In phase (+) ECL clock input signal. The analog input is
sampled and held on the rising edge of the CLK signal.
CLKB
D1
Inverted phase (-) of ECL clock input signal (CLK).
B0, B1, B2, B3, B4,
B5, B6, B7
A8, A9, A10, D10, H11, J11, K9, K8
In phase (+) digital outputs.
B0 is the LSB. B7 is the MSB.
B0B, B1B, B2B, B3B,
B4B, B5B, B6B, B7B
B7, B8, B9, C11, G10, H10, L10, L9
Inverted phase (-) Digital outputs.
B0B is the inverted LSB. B7B is the inverted MSB.
OR
K7
In phase (+) out-of-range bit. Out of range is high on the
leading edge of code 0 and code 256.
ORB
L8
Inverted phase (+) of out-of-range bit (OR).
DR
E10
In phase (+) output of Data Ready Signal.
DRB
D11
Inverted phase (-) output of Data Ready Signal (DR).
GORB
A7
Gray or Binary select output format control pin.
- Binary output format if GORB is floating or V
CC
.
- Gray output format if GORB is connected at ground (0V).
GAIN
K6
ADC gain adjust pin. The gain pin is by default grounded, the
ADC gain transfer function is nominally close to one.
DIOD/DRRB
K1
Die function temperature measurement pin and
asynchronous data ready reset active low, single ended ECL
input.
V
PLUSD
B11, C10, J10, K11
+2.4V for LVDS output levels otherwise to GND
NC
A1, A11, L1, L11
Not connected.